

808 Gilman Avenue Berkeley, CA., 94710 E-mail: support@ultraviewcorp.com Visit us at: www.ultraviewcorp.com

SYNTH300-TRIG, SYNTH300-TRIG-LVDSX2, And SYNTH300-TRIG-HS **Dual 100 kHz – 300 MHz Direct Digital Synthesizer**

p:925.253.2960

Covers Boards With Firmware rev 1.00 (5/2/05) With software for Windows 7, Vista, XP, 2K, 98, 95

Product Specifications and User Manual

v1r07 – March 18, 2013



TABLE OF CONTENTS

LIMITED WARRANTY	4
MODEL DESCRIPTIONS	5
MODEL: SYNTH300-TRIG MODEL: SYNTH300-TRIG (option LVDSX2) MODEL: SYNTH300-TRIG (option LVDSX2+TTL) MODEL: SYNTH300-TRIG-HS	5 5 5 5
SPECIFICATIONS	6
Synthesizer outputs (Synth300-TRIG, Synth300-TRIG-HS) Frequency stability Phase Resolution TRIG/MODA and TRIG/MODB Input/Output LVDSB+ and LVDSB- Outputs EXT CLK Input or 1GHz CLK Output (see Fig 3.1) General Physical	6 6 7 7 7 7 7
HARDWARE ARCHITECTURE	9
Synthesizer A & B Outputs (DDS A OUT, DDS B OUT) LVDS Outputs LVDSB+, LVDSB TRIG/MODA and TRIG/MODB I/O Lines LED Indicators Ext Clk LED ARM Sweep LED Synth On LED	9 9 .10 .10 .10 .10 .10
HARDWARE INSTALLATION AND SETUP	11
WINDOWS SOFTWARE INSTALLATION	12
Software Package Contents The Example Program Software Installation for Windows 2000 [™] or Windows XP [™] Windows Vista [™] or XP [™] Continuing with the software installation in Vista, 2000 and XP	.12 .12 .12 .12 .12
RUNNING SYNTH300 PROGRAMS	13
USING THE SYNTH300 GUI UNDER WINDOWS	14
Example #1 – Two independent sinusoids Example #2 – Phase-locked sinusoids Example #3 – Two fully independent swept sinusoids Example #4 – External Modulation example Using one synth300Trig-hs as master and other synth300TrigS as slaves	. 15 . 16 . 17 . 18 . 19
CUSTOM APPLICATION PROGRAMMING OF THE SYNTH300	21
Synth300 Operational Overview "Update Event" Using the CSynthAPI Object	.21 .21 .22



Instantiating a CSynthAPI Object	
CSynthAPI Object Member Functions	23
LOW LEVEL SOFTWARE INTERFACE (MOST USERS NEED NOT READ)	
PCI Configuration Header	27
SYNTH300 Control Register	
Unreset (write only)	
Output TTL_125 (write only)	
Update (write only)	
Synthesizer A Profile Select (write only)	29
Synthesizer B Profile Select (write only)	29
External Modulation Mode (write only)	29
Enable External Modulation (write only)	
Read_Synth_Select (write only)	
Arm_Write (write only)	
External_clk (write only)	
Write is to Synth B, Write is to Synth A (write only)	
Synthesizer IC Register Address (write only)	
Sample IC Data Word (write only)	
The AD9858	



LIMITED WARRANTY

Ultraview Corporation hardware products are warranted against defects in materials and workmanship for a period of two (2) years from the date of shipment of the product. During the warranty period, Ultraview Corporation shall, at its option, either repair or replace hardware, software or firmware products which prove to be defective. This limited warranty does not cover wear on the top PCI connector and damage caused by misuse or abuse by customer, and specifically excludes damage caused by the application of excessive voltages or currents to any part of the board. Also specifically excluded is ESD damage to the bus switches, so all users are advised to use wrist straps and other ESD protection while inserting or removing boards in any system.

While Ultraview Corporation hardware, software and firmware products are designed to function in a reliable manner, Ultraview Corporation does not warrant that the operation of the hardware, software or firmware products will be uninterrupted or error free. Ultraview products are not intended to be used as critical components in life support systems, aircraft, military systems or other systems whose failure to perform can reasonably be expected to cause significant injury to humans. Ultraview expressly disclaims liability for loss of profits and other consequential damages caused by the failure of any product which would cause interruption of work or loss of profits, such as shipboard or military attachment.

THIS LIMITED WARRANTY IS IN LIEU OF ALL OTHER WARRANTIES, EXPRESSED OR IMPLIED. THE WARRANTIES PROVIDED HEREIN ARE BUYER'S SOLE REMEDIES. IN NO EVENT SHALL ULTRAVIEW CORPORATION BE LIABLE FOR DIRECT, SPECIAL, INDIRECT, INCIDENTAL OR CONSEQUENTIAL DAMAGES SUFFERED OR INCURRED AS A RESULT OF THE USE OF, OR INABILITY TO USE THESE PRODUCTS. THIS LIMITATION OF LIABILITY REMAINS IN FORCE EVEN IF ULTRAVIEW CORPORATION IS INFORMED OF THE POSSIBILITY OF SUCH DAMAGES.

Some states do not allow the exclusion or limitation on incidental or consequential damages, so the above limitation and exclusion may not apply to you. This warranty gives you specific legal rights, and you may also have other rights which vary from state to state.



MODEL DESCRIPTIONS

The SYNTH300 series of Direct Digital Synthesizer (DDS) boards are complete low noise precision synthesizers on a single PCI bus card. Designed for low jitter operation in communications, industrial and scientific applications, these boards function in PCI bus systems using supplied drivers for Windows 7[™], Vista[™], XP[™] or 2000[™]. In addition to dual synthesizers, the SYNTH300-TRIG board has two TTL inputs which can be used to dynamically switch between up to four frequency profiles, for a variety of dynamic waveform synthesis applications (frequency/phase modulation, triggered quadrature frequency sweeping, etc.).

All models support a single LVDS output channel (option LVDSX2 supports two such channels), driven by the filtered output(s) of the DDSs, and include additional firmware to allow advanced functionality such as externally triggered frequency sweeping capability by use of the ModA and ModB TTL inputs. Some models can accept an external system clock (nominally 1GHz) in addition to the on-board oscillator. Further information for each model is given below.

MODEL: SYNTH300-TRIG

Model Synth300-TRIG is a Dual-channel DDS board with two independent Direct Digital Synthesizers, each separately programmable for any frequency between 300kHz and 300MHz in increments of approximately 0.233 Hz. Two TTL inputs (ModA and ModB) are used to select up to four frequency/phase profiles by hardware control. A single LVDS channel is supported on the LVDSB output connectors.

MODEL: SYNTH300-TRIG (OPTION LVDSX2)

Model Synth300-TRIG-LVDSX2 is a Dual-channel DDS board with two independent Direct Digital Synthesizers, each separately programmable for any frequency between 300kHz and 300MHz in increments of approximately 0.233 Hz. Instead of the two TTL inputs (ModA and ModB) supported under the standard version, the LVDSX2 option supports a second LVDS channel (LVDSA).

MODEL: SYNTH300-TRIG (OPTION LVDSX2+TTL)

Model Synth300-TRIG-LVDSX2 is a Dual-channel DDS board with two independent Direct Digital Synthesizers, each separately programmable for any frequency between 300kHz and 300MHz in increments of approximately 0.233 Hz. Instead of the two TTL inputs (ModA and ModB) supported under the standard version, the LVDSX2 option supports a second LVDS channel (LVDSA). However, the TTL inputs can be used by alterting the default configuration as discussed in section 4. Additionally option LVDSX2+TTL has a TTL output that runs at the same frequency as the DDS A output (default) or alternately the 125MHz output from DDS A, controlled by a software function call. The option LVDSX2+TTL board does not have the external clock input/output.

MODEL: SYNTH300-TRIG-HS

Model Synth300-TRIG-HS is similar to the Synth300-TRIG model, but incorporates a high stability SAW stabilized oscillator. This a Dual-channel DDS board with two independent Direct Digital Synthesizers, each separately programmable for any frequency between 300kHz and 300MHz in increments of approximately 0.233 Hz. The option HS board does not support the external clock input.



SPECIFICATIONS

SYNTHESIZER OUTPUTS (SYNTH300-TRIG, SYNTH300-TRIG-HS)

Number of Output Channels:	2 independently programmable analog outputs
Analog output voltage (into 50 ohms):	446mV RMS (6dBm) +/-10% from 2-200MHz 446mV RMS +/-20% from 100kHz-300MHz
Output impedance:	50 ohms 10pF
Output connectors:	SMA connectors.
Analog Output Specifications: Wideband SFDR (DC to Nyquist): 40MHz Fout 100MHz Fout 180MHz Fout Narrowband SFDR: 40MHz Fout (+- 1 MHz) 40MHz Fout (+- 50 kHz) 100MHz Fout (+- 50 kHz) 180MHz Fout (+- 1 MHz) 180MHz Fout (+- 50 kHz)	TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD
Output Phase Noise (103MHz lout): @ 1kHz Offset @ 10kHz Offset @ 100kHz Offset	TBD TBD TBD

FREQUENCY STABILITY

Absolute frequency accuracy

+/-0.02% of specified frequency +/-0.233Hz

PHASE RESOLUTION

Each DDS has 14-bit phase resolution, allowing fine phase adjustment of each DDS core. Further, the Synth300-TRIG boards incorporate dedicated circuitry and firmware to synchronize the two DDS cores at 1GHz, allowing advanced functionality such as synchronous frequency sweeping of two sinusoids with a fixed phase relationship (e.g. quadrature).



TRIG/MODA AND TRIG/MODB INPUT/OUTPUT

The TRIG/MODA and TRIG/MODB SMA connectors can be configured as profile selection inputs (Synth300-TRIG model), or as outputs (Synth300-TRIG-LVDSX2), depending on the jumper configuration described in section 4 of this document.

Connectors:

2 SMA connectors.

When MODA/MODB are configured as input ports (MODA/MODB function):Number of TTL Input lines:2, Standard TTL (V0I < 0.8V, Vih > 2.4V)

When MODA/MODB are configured as an LVDS output port (LVDSX2 option only):Number of LVDS Output ports:1, Standard differential LVDSLVDS output driver type:TI SN65LVDS100DGK

When MODB is configured as a 125 MHz or SynthA output:Number of TTL Output lines:1, Standard TTL (V0I < 0.8V, Vih > 2.4V)

LVDSB+ AND LVDSB- OUTPUTS

Output connectors: Number of LVDS Output ports: LVDS output driver type: 2 SMA connectors. 1, Standard differential LVDS TI SN65LVDS100DGK

EXT CLK INPUT OR 1GHZ CLK OUTPUT (SEE FIG 3.1)



GENERAL

Operating Temperature Range:	0 to +55 Degrees Celsius	
Storage Temperature Range:	-25 to +85 Degrees Celsius	
Power Requirements: SYNTH300-TRIG:	+5V +/-5% at 0.3A Maximum +3.3V +/-5% at 1.5A Maximum	



PHYSICAL

SYNTH300 boards are half size 32-bit PCI bus boards, which will operate in either 64-bit or 32-bit 33MHz or 66MHz PCI slots with either 5V or 3.3V signalling environment. The figure below shows the locations of the SMA signal output and digital I/O connectors, and LED indicators. To avoid overheating, all SYNTH300 boards must be installed a in well-cooled workstation, PC or server chassis.



Figure 3.2 SYNTH300-TRIG PCI Board (LVDSX2 option pictured)



HARDWARE ARCHITECTURE

SYNTH300 series boards are comprised of a digital section and an analog section. The digital section includes a high speed programmable logic device which implements the PCI interface and embedded firmware for controlling the DDS cores of the analog section. The analog section contains a 1GHz low-jitter clock, and two single-chip Direct Digital Synthesizer (DDS) ICs. The current outputs of each DDS are fed to a broadband RF transformer and 300MHz low-pass filter.

SYNTHESIZER A & B OUTPUTS (DDS A OUT, DDS B OUT)

The two analog synthesizer outputs are provided on SMA connectors with amplitude (nominally 200mV RMS into 50 ohms). The frequency, phase, frequency sweep rate (if specified), and other parameters are software programmable. A wide range of 50 ohm coaxial attenuators, such as those available from Mini-Circuits (Brooklyn, NY) may be used in conjunction with the board.

LVDS OUTPUTS LVDSB+, LVDSB-

The two LVDSB output lines are driven by a TI SN65LVDS100DGK LVDS driver, which receives the output generated by DDSB, after filtering.

TRIG/MODA AND TRIG/MODB I/O LINES

The MODA and MODB jacks are used as profile selection inputs, or ARM/SWEEP control inputs, in standard operation (boards without the LVDSX2 option). If the MODB input is not required for profile selection, it may be alternatively jumpered so as to provide a 125MHz clock output or a TTL version of the SynthA output, as shown below.



Figure 4.1 ModA and ModB Input / Output jack jumper configuration

In boards with the LVDSX2 option, the TTL TRIG/MODA & TRIG/MODB jumpers are removed, and the TRIG/MODA and TRIG/MODB jacks are used for the LVDSA+ and LVDSA- outputs, respectively. This



removes the ablity of these jacks to be used for external modulation capability. If the user desires to use either one of the TTL modulation or ARM/SWEEP inputs on an LVDSX2 device the user should:

Connect the internal push-on connector (connected to C79, in the case of boards with the HS clock option, in which an external clock is not used) to the bottom pin (the pin closest to the PCI interface) on the header for either MODA or MODB (JP1 or JP2), depending on which modulation input is desired (see modulation input section). Boards with both the HS option and the LVDSX2 option are factory-default-configured with this push-on connector connected to the TRIG/MODB jumper, thereby enabling the "EXT CLK IN" SMA jack to control the TRIG/MODB input.

Connect the TTL modulation input to the "EXT CLK IN" SMA jack. In this case, jumper JP3 (1GHz clock out) must NOT be installed.

If the second TTL modulation input is also required, it may be connected to the bottom pin of the other of jumper JP1 or JP2.

Alternatively, the LVDSX2 option may be removed completely, if not needed, by completely unsoldering IC U6, and installing the appropriate jumpers on JP1 and JP2, to allow the TRIG/MODA and TRIG/MODB jacks to be used as TTL modulation inputs.

LED INDICATORS

There are three Red/Green LEDs on the top edge of the SYNTH300 board that are useful during system integration for monitoring the board status. The functions of the LEDs are outlined below.

EXT CLK LED

For board models in which an external clock input is available, when the board is configured for an external system clock (see section 9.3) the Ext Clk LED illuminates, and is used to indicate the status of the externally supplied clock, as follows:

RED:Indicates insufficient clock frequency. Clock frequency is < 200MHz</th>GREEN:Indicates healthy clock frequency. Clock frequency is > 235MHz

If the clock frequency is between 200 and 235 MHz, the LED will partially light GREEN and partially light RED, appearing as Orange or Yellow, indicating marginal clock frequency.

ARM SWEEP LED

This LED is useful when using externally controlled frequency sweeping operation, with the set_arm_write function enalbed. Refer to the supplied example program (example.cpp) for further information regarding this application. If external modulation is selected and the Set Arm Write (refer to section 9.3) capability is enabled, the LED will indicate the following:

GREEN:	The board is ARMED for frequency sweeping (sweep not active)
RED:	The board is performing a frequency sweep (sweep active)
OFF:	The board is in a post-sweep dwell (sweep not active)
Mixed (yellow):	The board is in a pre-sweep dwell (sweep not active)

NOTE: ARM/Sweep operation is not available when CN4 and CN5 are used for LVDSA outputs.



SYNTH ON LED

This LED is useful to determine overall board operation/configuration, as follows:

 GREEN:
 Board is powered but not configured

 RED:
 Board is configured using software profile selection (EXT_MOD=FALSE)

 Mixed (yellow):
 Board is in EXTERNAL MODULATION mode and MODA input != MODB input

 OFF:
 Board is in EXTERNAL MODULATION mode and MODA input = MODB input

HARDWARE INSTALLATION AND SETUP

To avoid overheating, the SYNTH300 must be installed in a well-cooled workstation or server chassis, or alternatively in an industrial chassis PC. Installation in a standard desktop PC without fans at the front end of the card cage may cause the SYNTH300 to overheat, and resulting damage is not covered by warranty.

1. Use the shutdown command on your system and then turn OFF the power to the system.

BEFORE REMOVING THE COMPUTER SYSTEM COVER OR REMOVING ANY BOARD, BE SURE THAT THE POWER TO THE COMPUTER, AS WELL AS TO ALL PERIPHERAL DEVICES IS OFF. WEAR A STATIC-DISSIPATING WRISTBAND WHICH IS GROUNDED TO THE SYSTEM CHASSIS WHILE OPENING OR WORKING ON YOUR SYSTEM.

- 2. Remove any screws that attach the computer system cover and remove the cover.
- 3. Remove the filler bracket from the PCI bus slot into which you wish to install your SYNTH300 board. If a mixture of 5V and 3.3V slots are available in the system, choose a 32-bit 5V slot as your first preference. If that is not available, install it in a 32 or 64-bit 3.3V slot. For details, refer to the hardware manual for your computer system.
- 4. Hold the SYNTH300 board by the top of the metal PCI bracket. Then hook the tab on the bottom edge of the SYNTH300's metal bracket into the corresponding slot in the computer's rear panel. Carefully push the SYNTH300 down so its PCI bus connector mates with the PCI bus connector on the motherboard. Be sure that the SYNTH300 is seated firmly into the motherboard PCI bus connector. Check that no other PCI boards have become unseated when the SYNTH300 was installed, as motherboards may flex slightly when installing PCI boards.
- Plug coaxial I/O cables for the analog outputs into the appropriate SMA connectors on the SYNTH300's rear bracket at the rear of the system. Please refer to the diagram on page 8 of this manual.
- 6. We recommend that synthesizer output channels A and B (the 1st and 2nd SMA connectors from the bracket top) initially be connected to an oscilloscope set for 200mV/div., so you can observe the two synthesized waveforms operation when running the example software.
- 7. Replace the computer system cover, installing all screws you had removed. Reconnect the power cables to the system and peripherals.
- 8. Power up and reboot the system. The system will then be ready for software installation.



WINDOWS SOFTWARE INSTALLATION

SOFTWARE PACKAGE CONTENTS

The software for the Synth300 series board includes 32-bit and 64-bit Windows devices drivers supported for Windows XP and later operating systems, a ready-to-use GUI for simple synthesizer applications, and a Microsoft Visual Studio project containing all the code necessary, to allow rapid development of powerful custom applications. This software package can be downloaded from:

http://www.ultraviewcorp.com/downloads

THE EXAMPLE PROGRAM

The source code and project files for the example program are contained in the folder titled "Example Program". The project files are associated with Microsoft Visual Studio version 6.0. The project builds a simple Win32 console application (example.exe) that performs basic configuration of an attached Synth300 device and initiates single tone generation. Modification of this program can be achieved by editing example.cpp and rebuilding the application. A discussion of this example program and the procedure for programming a Synth300 device is included in section 9. Additional information is contained in the C code comments.

SOFTWARE INSTALLATION FOR WINDOWS 2000[™] OR WINDOWS XP[™]

When you reboot your system for the first time with the Synth300 board properly installed, you may see a "Found New Hardware Wizard" prompt. This Wizard will copy the driver for the device onto the user's hard disk and register the device with the Windows Device Manager.

WINDOWS VISTA™ OR XP™

The first step of the "Found New Hardware Wizard" prompts the user to select from one of two methods for installing the drivers for the newly found "PCI Data Acquisition and Signal Processing Controller". The two options are as follows:

- Install the Software Automatically (recommended)
- Install from List or Specific Location (advanced)

Select "Install from List or Specific Location" and press "NEXT". Point the Wizard to the appropriate driver (win32 or win64) in the directory containing the Synth300 release files. The Wizard will prompt the user that the driver has not passed the Windows Logo Test, and is not digitally signed. Select "Continue Anyway" to proceed with configuration of your new hardware. Once the Wizard has finished the configuration process the user will be prompted to select "Finish" to complete the installation. Pressing "Finish" will complete the software installation for the Synth300 device.



In some instances the user's copy of Windows XP[™] may be configured to never allow the installation of unsigned drivers. In order change this configuration option follow these steps:

- 1. Click on "Start" on the taskbar.
- 2. Right Click on "My Computer".
- 3. Select "Properties" from the pop-up list.
- 4. The "System Properties" dialog box will appear. Select the "Hardware" tab.
- 5. In the "Drivers" section select the "Driver Signing" button. The "Driver Signing Options" dialog box will appear.
- 6. Change the default action to "Ignore" and click "OK".

Having made this change, restart the machine and repeat the installation.

If using a 64-bit operating system, the 64-bit drivers are signed so no special steps are required.

CONTINUING WITH THE SOFTWARE INSTALLATION IN VISTA, 2000 AND XP

Once the driver has been successfully installed, the GUI distributed with the Synth300 (Synth300 GUI.exe) can be executed from anywhere on the user's hard-disk to control the configuration and operation of the device.

RUNNING SYNTH300 PROGRAMS

The GUI provided (Synth300 GUI.exe) allows the user to specify each of the frequency and phase profiles for each synthesizer, and select the active profile easily. Additionally, frequency sweeping capabilities can be enabled and specified, and the board can be set for the two modes of external modulation. This program will allow the user to access most, but not all, of the features of the Synth300 board.

After selecting fields and entering the settings, the user simply clicks on the "Configure Board" button to program the Synth300. *It is important to remember that no changes take effect until the user selects "Configure Board".*

If a higher level of control is desired, the user may modify the C code provided in the example program directory (example.dsw is a MS Visual Studio project containing all files necessary to create custom user programs). The user library is provided in simple to use function calls, and the compiled driver is supplied. Please refer to section 9 of this document for further detail.



USING THE SYNTH300 GUI UNDER WINDOWS

The Synth300 GUI has four sections. The upper right section controls the settings for Synthesizer A. The lower right section controls the settings for Synthesizer B. The upper left hand window shows the configuration that has most recently been written to the selected synthesizer board initiating the current settings and resulting outputs. The lower left hand portion allows selection of the Synth300 board to write to (if multiple boards are installed in the system) as well as check boxes for external clock and

Active Configuration Settings:	- Synth A S	ettings			
Selected Device = 0.		Frequency (Hz)	Phase (Deg)	_A	Enable Frequency Sweep 🥅
Synth300 Channel A	Profile 0	125000000	0	6	Negative Sweep 🛛 🗖
Frequency Phase Profile 0: 125000000. 0. Profile 1: 20000000. 0.	Profile 1	20000000	D	c	Sweep Rate (Hz/Sec)
Profile 2: 40000000, 0, Profile 3: 80000000, 0, Sweep Rate: 10000000,	Profile 2	40000000	0	с	1e+007 Sweep Period (Sec)
Sweep Period: 3. Synth300 Channel B	Profile 3	80000000	0	с	3
Frequency Phase Profile 0: 125000000. 90.	- Synth B Se	ettings			
Profile 1: 20000000. 0. Profile 2: 125000000. 180.		Frequency (Hz)	Phase (Deg)	-В-	Enable Frequency Sweep 🥅
Profile 3: 125000000. 270. Sweep Rate: 10000000. Sweep Period: 3	Profile 0	125000000	90	•	Negative Sweep
	Profile 1	2000000	0	С	Sweep Rate (Hz/Sec)
Select Device Device 0. Select Device 0.	Profile 2	125000000	180	С	Sweep Period (Sec)
Device 1 🔤 Ext. Modulation		L'entre la companya de la	1070	~	3

external modulation choices.

For a given use, the user simply enters the desired frequencies and phases for each synthesizer, (and frequency sweeping and/or external modulation if desired) and then clicks on "Configure Board". *It is important to note that no change will occur until the user clicks on the "Configure Board" button (or hits "return").*



A few examples of common applications follow:

EXAMPLE #1 – TWO INDEPENDENT SINUSOIDS

123.000000 MHz is generated on Synth A, and 220.000001MHz on Synth B. Notice that "Profile 0" is selected on each synthesizer by use of the bullets to the right of the frequence and phase settings. Press "Configure Board" to accept these settings.

🛋 Furaxa - Synth300				X
FURAXA	- Synth A S	ettings	Phase (Dec)	Enable Frequency Sweep
Select Configure Initiate Your Synth300 Device Active Configuration Settings:	Profile 0	123000000		Negative Sweep 🗖
xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	Profile 1	20000000		Sweep Rate (Hz/Sec)
Frequency Phase Profile 0: 10000000. 0. Profile 1: 20000000. 0.	Profile 2	40000000	0	Sweep Period (Sec)
Profile 2: 40000000. 0. Profile 3: 80000000. 0. Sweep Rate: 1000000.	Profile 3	80000000	0	3
Sweep Period: 3. Synth300 Channel B	– Synth B Se	ettings	Dhave (Dara)	Enable Frequency Sweep
Frequency Phase Profile 0: 10000000. 0. Profile 1: 10000000 90	Profile 🍳	220000001		Negative Sweep
Profile 2: 10000000. 180. Profile 3: 10000000. 270.	Profile 1	10000000	90 0	Sweep Rate (Hz/Sec)
Enable Ext. Modulation	Profile 2	10000000	[180 C	Sweep Period (Sec)
Configure Board	Profile 3	10000000	270 C	3



EXAMPLE #2 – PHASE-LOCKED SINUSOIDS

5.000000 MHz is generated on Synth A, and 5.000000MHz on Synth B with a 90 degree phase offset. Profile 1 was used for both synthesizers, while retaining the Profile 0 settings. Each synthesizer has four independent frequency and phase profiles.

🔁 Furaxa - Synth300			
FURAXA	- Synth A Settings	Dhave (Dara)	Enable Frequency Sweep
Select Configure Initiate Your Synth300 Device Active Configuration Settings:	Profile 0 123000000		Negative Sweep
synth300 Channel A	Profile 1 5000000	•	Sweep Rate (Hz/Sec)
Frequency Phase Profile 0: 10000000. 0. Profile 1: 20000000 0	Profile 2 40000000	• •	Sweep Period (Sec)
Profile 2: 40000000. 0.	Profile 3 80000000	0	3
Sweep Period: 3.	Synth B Settings		
Frequency Phase	Frequency (Hz)	Phase (Deg)	Enable Frequency Sweep 🥅
Profile 0: 10000000. 0.	Profile 0 220000001	0	Negative Sweep 🦳
Profile 2: 10000000. 180. Profile 3: 10000000. 270.	Profile 1 5000000	90 •	Sweep Rate (Hz/Sec) 1e+006
Enable Ext. Modulation 🦳	Profile 2 10000000	180 0	Sweep Period (Sec)
Independent Modulation	Profile 3 10000000	270 C	3



EXAMPLE #3 – TWO FULLY INDEPENDENT SWEPT SINUSOIDS

Synthesize two swept sinusoids, one with increasing frequency and the other with decreasing frequency.

- 10.000000 MHz from Synth A, increasing at 1MHz/sec (Sweep Rate = 1e+006 hz/sec) for 10 seconds (Sweep Period = 10 Sec). Then repeating
- 10.000000MHz from Synth B, decreasing (Negative Sweep Checked) at 1MHz/sec (Sweep Rate = 1e+006 hz/sec) for 5 seconds (Sweep Period = 5 Sec) Then repeating

Notice the "Enable Frequency Sweep" box is checked for each synthesizer, and the corresponding settings configured.

Euro esta	- Synth A S	ettinas			
FURAXA		Frequency (Hz)	Phase (Deg)		Enable Frequency Sweep 🔽
Select Configure Initiate Your Synth300 Device Active Configuration Settings:	Profile 0	123000000	0	C C	Negative Sweep 🗖
	Profile 1	5000000	0	0	Sweep Rate (Hz/Sec)
Frequency Phase Profile 0: 10000000. 0. Profile 1: 20000000 0	Profile 🗲	10000000	0	•	Sweep Period (Sec)
Profile 2: 4000000. 0. ■ Profile 2: 40000000. 0. ■ Profile 3: 80000000. 0.	Profile 3	8000000	0	•	10
Sweep Period: 3.	Currently D. C.	- Win			/
Synth300 Channel B	- Synth B St	Frequency (Hz)	Phase (Deg)	- B	Enable Frequency Sweep 🔽
Profile 0: 10000000. 0. Profile 1: 10000000. 90.	Profile 0	220000001	0	0	Negative Sweep 🔽
Profile 2: 10000000. 180. Profile 3: 10000000. 270.	Profile 1	5000000	90	•	Sweep Rate (Hz/Sec) 1e+006
Enable Ext. Modulation 📃	Profile 🗲	1000000	0	۲	Sween Period (Sec)
Independent Modulation	Profile 3	10000000	270	c+	5



EXAMPLE #4 – EXTERNAL MODULATION EXAMPLE

Externally modulated QPSK (4-PSK Phase Shift Key) signal (IF = 80MHz) on Synthesizer A. Externally modulated 4-FSK signal (f = 79.5, 80, 80.5, and 81MHz) on Synthesizer B. In this case the four profiles are set for the corresponding desired frequency/phase relationships for the two synthesizers.

<mark>≥</mark> Furaxa - Synth300			Σ
Select Configure Initiate Your Synth300 Device Active Configuration Settings: Synth300 Channel A Trequency Phase Profile 0: 10000000. Profile 1: 20000000. Profile 2: 40000000. Profile 3: 8000000.	Synth A Settings Frequency (Hz) Profile 0 80600000 Profile 1 80600000 Profile 2 80600000 Profile 3	Phase (Deg)	Enable Frequency Sweep Negative Sweep Sweep Rate (Hz/Sec) [1e+006 Sweep Period (Sec) 10
Sweep Rate: 1000000. Sweep Period: 3. Synth300 Channel B Frequency Frequency Phase Profile 0: 1000000. Profile 1: 10000000. Profile 1: 10000000. Profile 3: 10000000.	Synth B Settings Frequency (Hz) Profile 0 73500000 Profile 1 80000000	Phase (Deg) 0 0	Enable Frequency Sweep 🥅 Negative Sweep 🦵 Sweep Rate (Hz/Sec)
Enable Ext. Modulation	Profile 2 80500000		1e+006 Sweep Period (Sec) 5

Notice that enabling external modulation disables the user control of the profile selection, as profile selection is now controlled by the externally supplied TTL signals on Trigger Modulation Control A and Trigger Modulation Control B (Refer to Figure 3.2 in Section 3 for physical location of ModA and ModB input jacks).

If External Modulation is checked the TTL signals on Trigger Modulation Control A and Trigger Modulation Control B (synchronized to the on-board 125 MHz clock) will control the selection of frequency/phase profiles for each of the synthesizers (positive logic: TTL_High = logic '1', TTL_Low = logic '0'). The state of the "Independent Modulation" box governs the profile selection as given in Tables 8.1 and 8.2.

Trigger Modulation Control A	Trigger Modulation Control B	Synth Á Profile	Synth B Profile
0	0	0	0
0	1	1	1
1	0	2	2
1	1	3	3

Table 8.2 INDEPENDENT mode ("Independent modulation" box checked)

Trigger Modulation Control A	Trigger Modulation Control B	Synth A Profile	Synth B Profile
0	0	0	0
0	1	0	1
1	0	1	0
1	1	1	1

USING ONE SYNTH300TRIG-HS AS MASTER AND OTHER SYNTH300TRIGS AS SLAVES

Configuring multiple SYNTH300-TRIG devices to run off the same external timebase can be easily done by using an external clock to drive the clock input on each board, and by configuring each board to use an external clock. Alternatively, a single SYNTH300-TRIG-HS can be used to provide this clock to other SYNTH300-TRIG devices. In this setup the SYNTH300-TRIG-HS is software configured to use its own internal clock while the SYNTH300-TRIG devices are software configured to use an external clock (only the non-HS models allow for an external clock input). The procedure for creating this setup follows:

- 1. Install JP3 (the 1 GHz out jumper) on the SYNTH300-TRIG-HS. This will allow the SYNTH300-TRIG-HS to drive its 1GHz clock out the clock SMA.
- Connect an SMA cable from the SYNTH300-TRIG-HS clock output to an external amplifier/power splitter, creating the necessary number of clocks (of correct amplitude) for the slave SYNTH300-TRIG devices.
- 3. Connect the external clock input from each slave SYNTH300-TRIG to power split external clock.
- 4. Connect one of the DDS output channels from each SYNTH300-TRIG (including the SYNTH300-TRIG-HS master) to an oscilloscope.
- 5. Boot the system and run the Synth300 GUI.

ULTRAVIEW

- 6. View only the oscilloscope channel connected to the SYNTH300-TRIG-HS and change the frequency on each board found by the user software until you find the device number that corresponds to SYNTH300-TRIG-HS.
- 7. Select the device number corresponding to the SYNTH300-TRIG-HS and setup the frequency/phase profiles for this device as desired, leaving the Ext. Clock checkbox unchecked.
- 8. For each of the remaining devices found by the software, setup the frequency/phase profiles as desired and insure that the Ext. Clock checkbox is checked.

CUSTOM APPLICATION PROGRAMMING OF THE SYNTH300

Powerful custom applications (beyond the basic functions incorporated in the GUI) for the Synth300 device can be quickly programmed with source code provided on the software installation diskette. The easiest method for creating a custom application is to modify the supplied software project,





example.dsw, which is contained in the "Example Program" folder. This project is a Microsoft Visual Studio project and can be immediately built using Microsoft Visual C++. The main example program, example.cpp, uses the CSynthAPI object (described below) in order to configure a Synth300 device, resulting the executable example.exe. Modifications to this program are easily be made by calling the API functions discussed in section 9.3.

In the event that the user wishes to use a development environment other that Microsoft Visual Studio, the files included in the "API Object Source Code" folder should be included into their project as explained in section 9.2.

The suggested procedure for creating a custom application is to open the example program project (example.dsw) in Microsoft Visual Studio, examine example.cpp and build the application using the functions discussed in section 9.3. Note that for convenience the generic code at the beginning and end of example.cpp is identified (in comments) and need not be modified. The application specific code is also identified and the programmer would modify this section as required.

SYNTH300 OPERATIONAL OVERVIEW

The Synth300 device uses a combination of AD9858 DDS-core implemented and firmware (CPLDimplemented) functionality. This combination results in an augmentation of the basic DDS core functions to enable capability such as triggered frequency hopping, frequency dwell/sweep/dwell capability, and other advanced capability.

In programming the board, one must remember an important difference between the CPLD and DDS core functional partition. Any CPLD-implemented function takes effect immediately upon the corresponding write to the board. However, DDS-core implemented functions take effect only after a qualifying "update event" as described below. This allows the user to configure a number of parameters in the DDS cores before an "update event" occurs, to allow event-initiated behavior such as triggered frequency/phase-hopping, dwell/sweep/dwell sinusoids, and other functionality. To differentiate between these two types of function behavior, functions in SynthAPI.cpp that require a subsequent "update event" begin with "Enter_" whereas functions that do not require a subsequent "update event" start with something other than "Enter_" such as "Set_".

"UPDATE EVENT"

As described above, the DDS cores of the Synth300 device require an "update event" in order for any programmed changes following the most recent "update event" to take effect. Thus a programmer can configure the DDS cores for one type of operation while the current configuration is active and running. This is particularly important for advanced operation, such as use of the Set_Arm_Write function described below.

The DDS cores recognize the following as qualifying "update events", some of which depend on the state of the CPLD-supported External_Modulation bit (described below).

Calling the Update() function (described below) will cause an "update event" for both DDSs, regardless of the state of the Internal/External Modulation bit.

In internal (Ext_Mod bit set to FALSE) modulation (profile select) changing to a new profile will cause an "update event". Note, in the software function Set_Active_Profile an explicit call to the Update() function is included to avoid confusion caused by changes that may not cause a profile change of one



DDS.

In External Modulation (Ext_Mod bit set to TRUE) any change to either of the 2 hardware (TTL-level) inputs will cause a qualifying update event for the DDS(s) that are affected by that/those bits.

USING THE CSYNTHAPI OBJECT

The API used to configure a Synth300 device is defined in SynthAPI.h as a C++ object called CSynthAPI. The CSynthAPI object provides a useful abstraction to the programmer. The collection of functions that define the API allow full access to the capabilities of a Synth300 device without the need to understand the low level software interface to the control registers on the Synth300. An explanation of the low level software interface is included in section 10 for completeness. However, most programmers will have no reason to read section 10.

INSTANTIATING A CSYNTHAPI OBJECT

In order to exploit the functionality provided by the CSynthAPI object the programmer must include the appropriate files into their project and instantiate a CSynthAPI object. The files that must be added to the programmer's project are located in the folder "Synth300 API Object Source Code". All the files in this folder must be placed in the project directory and the files must be added to the project. (If the programmer is using the MS Visual Studio v6.0 project "example.dsw" these files are already added to the project). These files are as follows:

Devioctl.H Synth300_Driver.h Synth300_IO.h SynthAPI.cpp SynthAPI.h SynthDefines.h Guids.h DeviceList.h DeviceList.cpp

Further description of the function of each file is included as comments inside each file. Once the files are added to the project, include "SynthAPI.h" to the main source code file for the project and instantiate a CSynthAPI object. An example of this is as follows:

#include "SynthAPI.h" CSynthAPI m_SynthAPI;

CSYNTHAPI OBJECT MEMBER FUNCTIONS

As mentioned above the member functions of the CSynthAPI object provide the means for connecting to the driver service and configuring a Synth300 device. The following is a brief explanation of these functions. Most functions include a BOOLEAN "verbose_flag" variable which will cause information to be output to the screen when set to TRUE. This is useful during software integration and can be suppressed (set to FALSE) if desired for release versions. Further explanation of each of the member functions is given within the code itself (example.cpp and SynthAPI.cpp).



The definitions of the two functions used to connect to the driver service are shown below. The functions return FALSE if there is an error opening or closing the handle associated with connection to the driver. OpenSynth300Board should be the first function called in an application. Similarly, CloseSynth300Board should be the last function called, as it releases the handle.

BOOLEAN OpenSynth300Board(BOOLEAN verbose_flag); BOOLEAN CloseSynth300Board(BOOLEAN verbose_flag);

ResetSynth300Board function prepares the hardware to accept configuration information and initializes variables. Further, the synch_flag variable will cause a the DDS synchronization procedure (at 1GHz) to be called. For initiation settings read the code and commenting in SynthAPI.cpp. This function should be called immediately after the clock source is chosen (Set_Ext_Clk function).

void ResetSynth300Board(BOOLEAN synch_flag, BOOLEAN verbose_flag);

A valid "update event" is required for any function starting with "Enter_" to take effect. One method of generating a valid "update event" is through use of the Update function. For futher information refer to the Update Event at the beginning of section 9 of this document and the AD9858 data sheet.

void Update();

The primary configuration of a Synth300 device is facilitated by the Enter_Synth_Profile function. Each DDS has 4 separate freq/phase profiles, and this function sets the corresponding profile in the corresponding Synth (DDS) with the given frequency and phase passed to the function. SynthA is targeted by setting the first parameter to FALSE, and SynthB is targeted by setting the first parameter to TRUE. A profile within the targeted synth is targeted by setting the second argument to either 0, 1, 2, or 3. The frequency for the corresponding synth profile is specified as a decimal number (frequencies less than 300KHz or greater than 300Mhz can be programmed, but are not supported by the analog output hardware). The phase for the corresponding synth profile is specified as a decimal number between 0.0 and 360.0 degrees. See the implementation of this function in SynthAPI.cpp for a more detailed look at how it is implemented.

void Enter_Synth_Profile(BOOLEAN SynthB_flag, int Profile, double Freq, double Phase, BOOLEAN verbose_flag);

If configured for Internal Modulation (Ext_Mod bit set to FALSE) the Active profile for each synth is determined by the parameters passed to the Set_Active_Profiles function shown below. Each of the arguments in the function is set to 0,1,2 or 3. Note, this call will only set the internal profile selection, and if the External Modulation bit is currently TRUE these internal settings will not take effect until the Ext_Mod bit is set to FALSE.

void Set_Active_Profiles(UINT ProfileA, UINT ProfileB, BOOLEAN verbose_flag);

At Reset, the board is set to Internal Modulation (External_Modulation bit set to FALSE). Enabling External Modulation is accomplished by setting the External_Modulation bit to TRUE. External Modulation is discussed in section 8.4. A value of FALSE will disable the external modulation capability. Note that changing the Ext_Mod bit can cause an "update event" if the external TTL bits (profile) are set differently than the internal (software controlled) bits (profile). This (usually) unwanted behavior can be avoided by ensuring that the TTL bits are set to the same profile selection as the internal bits before the Ext_Mod bit is changed.



void Set_Ext_Mod(BOOLEAN Ext_Mod, BOOLEAN verbose_flag);

Each DDS has the ability to autoclear any combination of frequency and phase accumulators upon an "update event". By setting the corresponding frequency or phase autoclear bit, the programmer can ensure frequency and phase accumulator zeroing upon receipt of an "update event". Setting the corresponding BOOLEAN to TRUE will cause an autoclear upon an "update event" for (respectively) SynthA Freq, SynthA Phase, SynthB Freq, SynthB phase accumulators.

void Enter Synth AutoClear(BOOLEAN A f auto, BOOLEAN A p auto, BOOLEAN B f auto, BOOLEAN B p auto, BOOLEAN verbose flag);

Frequency sweeping capability involves two parts. The first part of setting up a frequency sweep is to enter the desired sweep rate parameters to the corresponding DDS. This is done by use of the Enter_Sweep_Rate function. The first argument identifies which DDS is targeted (FALSE = SynthA, TRUE = SynthB).

The second and third arguments specify the sweep rate to the DDS core. Care must be taken to design the sweep properly, as there are tradeoffs in the sweep design. The second argument specifies the increment to the frequency accumulator. It is a signed number, allowing for negative sweeping. The Third variable FreqRampRate specifies the number of 125MHz clock cycles between each update to the frequency accumulator. It is an unsigned number, with a minimum value of 1. In general, one desires to use the minimum FregRampRate word possible while satisfying the sweep rate in order to have the least granularity in the resulting swept waveform. Further information and guidance is incorporated in the code SynthAPI.cpp and in the AD9858 datasheet.

Note that a separate function call to Enter Synth Sweeping is required to enable the frequency sweep.

void Enter_Sweep_Rate(BOOLEAN SynthB_flag, UINT FreqStep, UINT FreqRampRate, BOOLEAN verbose flag);

The second part of setting up a frequency sweep is to enable the frequency sweeping capability on the DDS. The programmer can, if desired, set up a frequency sweep using the above Enter_Sweep_Rate function, and wait to enable it by leaving the corresponding DDS frequency sweep disabled (such an approach is often used in conjunction with the Set Arm Write command for dwell f1/sweep/dwell f2 applications). In order to enable sweeping, the frequency sweep enable bit must be set in the corresponding DDS core. This is accomplished through the use of the Enter-Synth_Sweeping function. Setting an argument to TRUE will cause the corresponding DDS to start a frequency sweep upon the next "update event" with the sweep rate settings entered by the preceding Enter Sweep Rate function.

void Enter_Synth_Sweeping(BOOLEAN SweepA, BOOLEAN SweepB, BOOLEAN verbose_flag);

Some applications require very fast setup of the DDS cores, specifically the frequency sweep bit (address 0x01, bit 7 of DDS cores, see Section 10.2.9 table) and the frequency and phase autoclear bits (address 0x02 bit 7 and bit 6 of DDS cores, see Section 10.2.9 table). To allow additional capability, the Synth300 CPLD incorporates firmware to do the following, but only when External Modulation (Ext Mod bit set to TRUE).

Given both Ext_Mod bit and arm_bit are set to TRUE, upon a change one of the external TTL signals, the CPLD will perform a write to the corresponding address of both DDSs as given below (see table in Page 23 of 31



section 10.2.9 for address and word definitions). These writes will not conflict, so that both TTL signals on ModA and ModB input jacks can change simultaneously.

Trig/Mod B (TTL input) Low -> High transition: CPLD writes 0x80 to address 0x01 Trig/Mod B (TTL input) High -> Low transition: CPLD writes 0x00 to address 0x01 Trig/Mod A (TTL input) Low -> High transition: CPLD writes 0x00 to address 0x02 Trig/Mod A (TTL input) High -> Low transition: CPLD writes 0x00 to address 0x02

Upon examination, the user will see that a TTL transition effectively acts as both the update event for the settings prior to the transition and the signal to "prime" the corresponding function (frequency sweep enable/disable or autoclear enable/disable) to take effect upon the next update event. The "primed" functionality DOES NOT take effect at the TTL transition that caused the priming, but rather at the following update event (often the next TTL transition). Though a bit conceptually cumbersome, this allows very fast triggered behavior (125 MHz trigger synchronization). Note that the DDS profile selection will also change when either of the TTL signals changes, so that care must be exercised in setting up the corresponding profiles (in software) so that the desired behavior is given at all transitions.

This function should only be used once the software has "handed off" profile selection to hardware control (Ext_Mod bit set TRUE), and usually is the last function call before the CloseSynth300Board call.

For example, if one wished to create an application in which the board started at 100MHz and dwelled until a certain event, then swept downward at a given rate until another event, then dwelled at the lower frequency until another event, with the possibility of repeating the sequence, one would in software:

Open the Synth300 board Select Internal or External clock Reset and Synch the Synth300 board Enter all profiles to 100MHz, 0 phase. Enter Synth Autoclears all FALSE. Enter desired Sweep parameters Enter Synth_Sweeping as FALSE Set Active Profiles at (0,0). Ensure TTL inputs are both Low (for glitchless internal to external profile handoff). Set_External_Modulation to TRUE Set_Arm_Write to TRUE Close the Synth300 Board

Now the TTL signals would traverse the states (ModA TTL input, ModB TTL input):

- 0, 0: Entry state, receives profile control from software when Ext_Mod set to TRUE
- 0, 1: DDS primed to start sweeping, DDS uses profile 1 settings.
- 0, 0: DDS begins sweeping, DDS primed to stop sweeping, DDS uses profile 0 settings.
- 1, 0: DDS stops sweeping, DDS primed for autoclear, DDS uses profile 2 settings
- 0, 0: DDS autocleared, DDS primed for no autoclear, DDS uses profile 0 settings (Initial state)

void Set_Arm_Write(BOOLEAN arm_bit, BOOLEAN verbose_flag);

The user can select to use the on-board 1GHz clock (default condition at reset) or, on certain models, and externally supplied clock. By setting ext_clk to TRUE, the external clock input will be used to clock both DDS cores. Refer to section 4.4.1 regarding LED indications of external clock condition reporting. This function is usually called immediately after opening the board. On models Synth300-TRIG-HS and Synth300-TRIG-LVDSX2+TTL, which do not support an external clock feature, Set_Ext_Clk must never



be set to specify an external clock

void Set_Ext_Clk (BOOLEAN ext_clk, BOOLEAN verbose_flag);

Gvien proper jumper configuration of the MODB output jack (see figure 4.1) the user can select to output the 125 MHz clock or the SynthA output. By setting TTL_125Select to TRUE, the output will be the 125 MHz clock. By setting the TTL_125Select bit to FALSE (default) the output will be the SynthA output.

void Set_TTL125_Output (BOOLEAN TTL_125Select, BOOLEAN verbose_flag);

COMMUNICATION PRIMITIVES

The primitive function used in reading from the Synth300 board is given below. Most users will not use this primitive as the envisioned functionality for the Synth300 has been incorporated in the SynthAPI functions. It is listed here for completeness and for advanced users who may wish to modify or augment the existing SynthAPI.cpp code.

ReadSynth300BoardRegister(PULONG pRegValue)

The primitive function used in communicating to the Synth300 board is given below. Most users will not use this primitive as the envisioned functionality for the Synth300 has been incorporated in the SynthAPI functions. Upon examination of the member functions in SynthAPI.cpp, the programmer will notice this function used extensively. It is listed here for completeness and for advanced users who may wish to modify or augment the existing SynthAPI.cpp code.

BOOLEAN SetSynth300BoardRegister(IN HANDLE fileHandle, IN WORD which_parameter, IN WORD setting);



LOW LEVEL SOFTWARE INTERFACE (MOST USERS NEED NOT READ)

The SYNTH300 board is easy to communicate with. In most cases, this section may be skipped, as the driver supplied with the board will automatically handle all communication with the board registers. The best way to develop your own custom software is simply to modify the included example program, example.cpp, using the functions from SynthAPI.cpp and then rebuild the application. However, the following section gives an overview of how the driver calls control the board.

The software interface consists of a PCI type-00 Configuration Header and a Control Register.

Accesses to Control and Auxiliary registers must be made as 32-bit transfers.

PCI CONFIGURATION HEADER

SYNTH300 series boards support a PCI Configuration Header, whose map is shown below.

Double Word	byte 3	byte 2	byte 1	byte 0
00 H	Device ID	1	Vendor ID	
04 H	Status		Command	
08 H	Class Code			Revision ID
0C H		Header Type	Latency Timer	
10 H	Ba	ase Address for memor	y-mapped control regis	ter
14 H				
18 H				
1C H				
20 H				
24 H				
28 H				
2C H				
30 H				
34 H				
38 H				
3C H	Max Lat (=01 H)	Min Gnt (=01 H)	Interrupt Pin	Interrupt Line

The board control register is mapped at configuration space address 80H, as well as in memory space at Base Address + 1FFFFFC. The Auxiliary register is mapped at configuration space address 8CH, and in memory space at Base Address + 1FFFFF4 Accessing either place will read or write these registers.

Double Word Address	byte 3	byte 2	byte 1	byte 0	
80 H	SYNTH300 Control Register				
84 H	Auxiliary Register				



SYNTH300 CONTROL REGISTER

The SYNTH300 Control Register is used to configure the synthesizer frequencies and modulation options and to start and stop the synthesis process. The table below shows the usage of the SYNTH300 Control Register, and these bits' functions are outlined in the sections which follow. The first table shows the function of the Control Register during a write The register will not contain meaningful data when read back. The Control Register is never directly written by user programs, but is modified by calls to the driver, which are each summarized in the discussion of the respective bit.

Bit	Function
31	Reserved for future use
30	Reserved for future use
29	Reserved for future use
28	Unreset (unresets synthesizer ICs)
27	Output TTL_125
26	Update both Synths
25	Synthesizer A
24	Profile Select [0,1,2, or 3]
23	Synthesizer B
22	Profile Select [0,1,2,or 3]
21	Reserved for future use
20	External Modulation Mode
19	Enable External modulation
18	Reserved for future use
17	Arm_Write
16	External_Clk
15	Write is to Synth B
14	Write is to Synth A
138	Synthesizer IC register address[50]
70	Synthesizer IC data word [70]

Function of Control Register bits during write.

UNRESET (WRITE ONLY)

The Unreset bit must be set to 1 before writing to the registers on the synthesizer ICs. When this bit is driven to 0, all registers in the two synthesizer ICs are set to their default values of 0x00, with the exception of address 0x00 which is set to 0x18.

OUTPUT TTL_125 (WRITE ONLY)

With the appropriate jumper selection (see section 3.4), when this bit is set to 1, the output will be a TTL signal derived from the 125MHz clock of Synthesizer A. When set to a 0, the output will be a TTL signal derived from the Synthesizer A output.

UPDATE (WRITE ONLY)

This bit is used to transfer the internal buffered register contents to the register memory of the synthesizers. Thus, after a series of writes to the respective addresses, setting this bit from a 0 to a 1 (remember to set it back to 0 for any further updates) will load the data into the working registers of the synthesizers. Changing the state of the a synthesizer profile will also cause an update for the



respective synthesizer.

SYNTHESIZER A PROFILE SELECT (WRITE ONLY)

If the Enable External Modulation bit (described below) is 0, this 2-bit number is used to select the profile for Synthesizer A. The user selects the profile by a single write to parameter ULTRAD_SYNTH_A_PROFILE. If the Enable External Modulation bit is set to a 1, refer to table 5.2 for explanation of the profile selection for Synthesizer A.

SYNTHESIZER B PROFILE SELECT (WRITE ONLY)

If the Enable External Modulation bit (described below) is 0, this 2-bit number is used to select the profile for Synthesizer B. The user selects the profile by a single write to parameter ULTRAD_SYNTH_B_PROFILE. If the Enable External Modulation bit is set to a 1, refer to table 5.2 for explanation of the profile selection for Synthesizer B.

EXTERNAL MODULATION MODE (WRITE ONLY)

If external modulation is enabled, this bit selects between two external modulation modes. In the first mode (bit set to 0), named JOINT modulation, the 2 external TTL signals determine the 2-bit profile selection for each synthesizer. In the second mode (bit set to 1), named INDEPENDENT modulation, each of the 2 external TTL signals controls the LSB of each synthesizer's profile selection, with the second bit controlled by software. If external modulation is disabled, this bit is ignored.

If External Modulation is enabled, and this bit is set to a 0, the TTL signals (synchronized to the onboard 125 MHz clock) on Trigger Modulation Control A and Trigger Modulation Control B will control the selection of frequency/phase profiles for each of the synthesizers (JOINT mode). Trigger Modulation Control A will determine the MSB of the 2-bit profile number, and Trigger Modulation Control B will determine the LSB of the 2-bit profile number (positive logic: TTL_High = logic '1', TTL_Low = logic '0') for each synthesizer as shown below in Table 9.2.5.1

Trigger Modulation Control A	Trigger Modulation Control B	Synth A Profile	Synth B Profile	
0	0	0	0	
0	1	1	1	
1	0	2	2	
1	1	3	3	

Table 9.2.5.1 JO	OINT mode ("Indep	pendent modulation"	box left unchecked)
------------------	-------------------	---------------------	---------------------

If this bit is set to a 1, the MSB for the profile selection for each synthesizer should be set to 0. The TTL signal on MOD_A will control the LSB of the 2-bit profile selection for Synthesizer A, while the TTL signal on MOD_B will control the LSB of the 2-bit profile selection for Synthesizer B (INDEPENDENT mode). With this setup the modulation will be as shown in Table 9.2.5.2

Trigger Modulation Control A	Trigger Modulation Control B	Synth A Profile	Synth B Profile				
0	0	0	0				
0	1	0	1				
1	0	1	0				
1	1	1	1				

Table 9.2.5.2 INDEPENDENT mode ("Independent modulation" box checked)



ENABLE EXTERNAL MODULATION (WRITE ONLY)

If this bit is set to 0, the values in bits 25 through 22 (Synthesizer A Profile Select and Synthesizer B Profile Select respectively) will control the selection of frequency/phase profiles for the synthesizers, regardless of the state of the External modulation inputs.

If this bit is set to 1, the TTL signals (synchronized to the on-board 125 MHz clock) on MOD_A and MOD_B will control the selection of frequency/phase profiles for the synthesizers, in the manner consistent with the setting of the External Modulation Mode bit described above.

READ_SYNTH_SELECT (WRITE ONLY)

This bit is currently not supported.

ARM_WRITE (WRITE ONLY)

When this bit is set to 1 (and the Ext_Mod bit is set to 1) upon a transition on either of the TTL input signals, the CPLD will write to both DDSs as follows:

Trig/Mod B (TTL input) Low -> High transition: CPLD writes 0x80 to address 0x01 Trig/Mod B (TTL input) High -> Low transition: CPLD writes 0x00 to address 0x01 Trig/Mod A (TTL input) Low -> High transition: CPLD writes 0x00 to address 0x02 Trig/Mod A (TTL input) High -> Low transition: CPLD writes 0x00 to address 0x02

Writes to the two addresses, if any, are accomplished on opposite edges of the PCI clock to avoid data/address conflict.

EXTERNAL_CLK (WRITE ONLY)

For board models in which an external clock input is available, when this bit is set to 1, the board will use the externally supplied clock. When this bit is set to 0 the board will use the on board 1GHz clock. On Model Synth300-TRIG-HS and Synth300-TRIG-LVDSX2+TTL, the External_clk bit must never be programmed to 1.

WRITE IS TO SYNTH B, WRITE IS TO SYNTH A (WRITE ONLY)

When the Write is to Synth B bit is a 1, then the Sample IC Data Word specified below will be written to synthesizer B. When the Write is to Synth A bit is a 1, then the Sample IC Data Word specified below will be written to synthesizer A. When both of these two bits are high, then the data will be written simultaneously to both synthesizer ICs. In any of these cases, the data in Sample IC Data Word will be written to the register specified by Synthesizer IC Register Address (discussed below). If both of these bits are 0, the data will not be written to either synthesizer.



SYNTHESIZER IC REGISTER ADDRESS (WRITE ONLY)

The value written to Synthesizer IC Register Address [5..0] specifies which of each synthesizer's 32 registers is to be written to with the value specified by the 8-bit data word Synthesizer IC Data Word [7..0] discussed below.

SAMPLE IC DATA WORD (WRITE ONLY)

This 8-bit value is written to the register specified in IC Register Address [5..0], to the synthesizer(s) enabled for the write by bits 15 and 14 (Write to Synthesizer B and Write to Synthesizer A, respectively). The function of the registers on each synthesizer is given by the table on the next page.



Register Name	Address	(MSB) Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	(LSB) Bit0	Default Value
Control		Ditt	БПО	DIG	DILT	Dito	DILZ	Ditt	Ditto	Value
Function	0x00	Not	Not	Leave	Leave	Leave	Power	Leave	Leave	0x18
Register 0		Used	Used	0	1	1	Down	0	0	
Control		Frog								
Function	0x01	Swp	Leave	Leave	Leave	Leave	Leave	Leave	Leave	0x00
Register 1	0,101	Enable	0	0	0	0	0	0	0	0,000
Control										
Function	0x02	Freq	Phase	Leave	Leave	Leave	Not	Leave	Leave	0x00
Register 2		Accum	Accum	0	0	0	Used	0	0	
		Autoclear	Autoclear							
Control	0,02						1.001/0	1.001/0	Loovo	0,400
Function Register 3	0x03	Leave	Leave		Leave	Leave	Leave	Leave	Leave	0000
Register 5		0	0	0	0	0	0	0	0	
	0x04	Delta Freque	ency Word	[7:0]						-
∆f Tuning Word	0x05	Delta Freque	ency Word	[15:8]						-
vvoru	0x06	Delta Freque	ency Word	[23:16]						-
Af Dama Data	0x07	Delta Freque	ency word	[31:24]						-
Ar Ramp Rate	0x00	Delta Freque	ancy Word	[7.0] [15·9]						-
Frequency	0x09	Frequency T	uning Wor	[15.6] d for Profil	e 0 [7·0]					-
Tuning Word 0	0x0R	Frequency Tuning Word for Profile 0 [15:8]							0x00	
5	0x0C	Frequency Tuning Word for Profile 0 [23:16]							0x00	
	0x0D	Frequency T	uning Wor	d for Profil	e 0[31:24	.]				0x00
Phase Offset	0x0E	Phase Offse	t Word for	Profile_0 [7:0]	4				0x00
Word 0	0x0F	Phase Offse	t Word for	Profile_0 [13:8] (2 M	ISBs Not L	Jsed)			0x00
Frequency	0x10	Frequency Tuning Word for Profile_1 [7:0]							-	
Tuning Word 1	0x11	Frequency Tuning Word for Profile_1 [15:8]						-		
	0x12	Frequency Tuning Word for Profile_1 [23:16]						-		
	0x13	Frequency T	uning Wor	d for Profil	e_1 [31:24	.]				-
Phase Offset	0x14	Phase Offse	Phase Offset Word for Profile_1 [7:0] -						-	
	0x15	Phase Offse	t Word for	Profile_1 [<u>13:8] (2 M</u>	ISBs Not U	Jsed)			-
Tuning Word 2	0x10	Frequency Tuning Word for Profile_2 [7:0]						-		
	0x17	Frequency Turning Word for Profile 2 [13.0]						-		
	0x10	Frequency Tuning Word for Profile 2 [23.10]								
Phase Offset	0x1A	Phase Offse	t Word for	Profile 2 [<u>c_2 [01.24</u> 7:0]	1				-
Word 2	0x1B	Phase Offse	t Word for	Profile 2 [13:8] (2 M	ISBs Not L	Jsed)			-
Frequency	0x1C	Frequency Tuning Word for Profile 3 [7:0]						-		
Tuning Word 3	0x1D	Frequency T	uning Wor	d for Profil	e_3 [15:8]					-
	0x1E	Frequency Tuning Word for Profile_3 [23:16]						-		
	0x1F	Frequency Tuning Word for Profile_3 [31:24]						-		
Phase Offset	0x20	Phase Offse	t Word for	Profile_3 [7:0]					-
Word 3	0x21	Phase Offse	t Word for	Profile_3 [13:8] (2 M	ISBs Not L	Jsed)			-
Reserved	0x22	Reserved Do	o Not Write	; Leave at	0xFF					0xFF
	0x23 Reserved Do Not Write; Leave at 0xFF 0:					0xFF				

THE AD9858

The analog outputs are created by two Analog Devices AD9858 synthesizer devices. In the event that the user would like to learn more about this device refer to the datasheet on the Analog Devices website.